Normal view MARC view ISBD view

Design And Implementation Of Optimized Power Grid In 28nm CMOS Technology

Nagargoje, Sareeka Ashok

Design And Implementation Of Optimized Power Grid In 28nm CMOS Technology - 1st Ed. - Sangli Walchand College of Engineering 2016 - 45 p. 20 cm.

Text in English

Dewey Class. No.: / NAG

Place hold
Print
Cite
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Ajit Gulabchand Central Library, Walchand College Of Engineering Sangli

Design And Implementation Of Optimized Power Grid In 28nm CMOS Technology

Ajit Gulabchand Central Library,
Walchand College Of Engineering Sangli