Normal view MARC view ISBD view

Design and Implementation of N-TAP Fir Filter by developing High Speed Multipliers Using Cadence Environment

Rokade, V.M.

Design and Implementation of N-TAP Fir Filter by developing High Speed Multipliers Using Cadence Environment - 1st - Sangli Walchand College of Engineering 2017 - 123 p. 20 cm.

Text in English

Dewey Class. No.: / ROK

Place hold
Print
Cite
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Ajit Gulabchand Central Library, Walchand College Of Engineering Sangli

Design and Implementation of N-TAP Fir Filter by developing High Speed Multipliers Using Cadence Environment

Ajit Gulabchand Central Library,
Walchand College Of Engineering Sangli