Normal view MARC view ISBD view

Design, Verification And Implementation Of A Pipelined Datapath For High Speed Face Detection Using Fpga

Kulkarni, N.S.

Design, Verification And Implementation Of A Pipelined Datapath For High Speed Face Detection Using Fpga - 1st Ed. - Sangli Walchand College of Engineering 2013 - 250 p. 20 cm.

Text in English

Dewey Class. No.: / KUL

Place hold
Print
Cite
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)

Ajit Gulabchand Central Library, Walchand College Of Engineering Sangli

Design, Verification And Implementation Of A Pipelined Datapath For High Speed Face Detection Using Fpga

Ajit Gulabchand Central Library,
Walchand College Of Engineering Sangli